We propose a novel approach for designing a low power datapath in wireless communication systems. Especially, we focus on the digital FIR filter. Our proposed approach can reduce the power consumption and the circuit area of the digital FIR filter by optimizing the bitwidth of the each filter coefficient with keeping the filter calculation accuracy. At first, we formulate the constraints about keeping accuracy of the filter calculations. We define the problem to find the optimized bitwidth of each filter coefficient. Our defined problem can be solved by using the commercial optimization tool. We evaluate the effects of consuming power reduction by comparing the digital FIR filters designed in the same bitwidth of all coefficients. We confirm that our approach is effective for a low power digital FIR filter. key words: low power design, bitwidth optimization, digital FIR filter
Introduction
Recently, digital wireless communication technologies have gained in popularity and are now used in various devices such as cellular phones, wireless LAN (local area network) cards, PDAs, digital TVs, RF tags, IC cards, and so on. In wireless LAN systems, a digital baseband processor includes a lot of operations, such as modulation, demodulation, noise elimination, timing adjustment, error detections and corrections, and control operations, to communicate in high data rate. Due to the incresed number of operations, the power consumption of digital baseband processing have increased rapidly. The design methodology of LSIs for digital wireless communication systems places emphasis on low power and low energy system requirements, because of the growing need for longer battery lifetime and a restriction of power supply. For example, microsensor nodes are expected to operate in 5-10 years [1] - [3] . It is important to develop a design methodology for minimizing the power consumption of digital baseband processing circuits. Especially, we focus on the digital FIR filters which have many arithmetic operations.
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cations of communication system. However, high accurate calculations make digital FIR filters consume high power. At the same time, the demand for low power digital FIR filter is increasing. A lot of design methods of low power digital FIR filters have been proposed, for example, reducing multiple or add calculations [8] - [10] , reducing the power consumption of adders and multipliers [11] , reducing the amount of calculation using CSD expression [12] , and so on. Current digital FIR filters are usually designed in bitserial design in VLSI systems [13] . We observed that there is redundancy in existing digital FIR filter circuits from experimental observations. Each operation does not make full use of its bitwidth, and the datapath bitwidth of multipliers and adders are not fully used in the actual computation. Here, we propose a design method to reduce the number of bits in the datapath which can minimize the area and power consumption of the digital FIR filter circuit. We focus on the bitwidth of the each filter coefficient as the important design parameter. At first, we formulate the constraints about keeping accuracy of the filter calculations. We define the problem to find the optimized bitwidth of each filter coefficient. Our defined problem can be solved by using the commercial optimization tool. We show that the power consumption and the circuit area can be reduced by optimizing the bitwidth. Our proposed design method to find the optimized bitwidth of the each filter coefficient is our contribution to design for a low power digital FIR filter in this paper. Our proposed approach is applied to the all datapath in the digital wireless communication system. The rest of this paper is organized as follows: in Sect. 2, we explain the preparations about the digital FIR filter and the power consumption model. In Sect. 3, we discuss the theory of digital filter optimization techniques. In Sect. 4, we describe the implementation results of our proposed low power digital filter. We present our conclusions in Sect. 5.
Preparation

Digital Filter Architecture
In general, a digital FIR filter can be described by a simple convolution operation in Eq. (1) [4] , [7] , (1) is depicted in Fig. 1 [4] , [7] . The frequency response of this digital FIR filter is expressed by Eq. (2) [4], [7] ,
where T is sampling time. In this digital FIR filter, input signals, output signals, and coefficient parameters of this filter are expressed by signed number, fixed point format and 2's-complement.
CMOS Power Dissipation Model
In this paper, we discuss only circuits which are designed using CMOS process. The total power dissipation of CMOS transisters, P CMOS , can be obtained from the sum of the three dissipation components [5] . P CMOS is expressed by Eq. (3).
where P dynamic is the dynamic power dissipation during the charging and discharging of the node capacitances. P static is the static power dissipation caused by leakage current. P short is the short-circuit power dissipation generated by the shortcircuit current at the input rise and fall transition times.
The dominant source of power dissipation in CMOS circuits is the dynamic power dissipation expressed in Eq. (4),
where S wit k is the switching ratio of a gate g k in one clock cycle, CL k is the load capacitance of g k , V DD k is the supply voltage, and f req k is the operating frequency.
Proposed Design Method
Overview
We observed from Eq. (1) that a digital FIR filter has several arithmetic operations. In general, arithmetic operation modules, such as the adder and multiplier modules, consume high power and energy, as well as occupying large circuit area. Some important factors in low power design are the input bitwidth of the modules and the number of adder and multiplier mocules. The number of adder and multiplier modules is proportional to the number of taps in the digital FIR filter circuits. The size of the circuit of the adder and multiplier modules is determined by the bitwidth of the input signal and filter coefficints [5] .
The power consumption of a digital FIR filter circuit can be reduced by the optimization of the number of taps and bitwidth size of the input signal and filter coefficients. In particular, the multiplier modules in a digital FIR filter circuit must be designed for low power with minimum area.
Until now, the datapath, such as multipliers and adders, have been designed with the same bitwidth size in most digital filters. We have found that the internal operations of a digital filter circuit have many redundant operations. These redundant operations can be reduced without affecting the output value of the digital filter. We analyze the minimum bitwidth of each multiplier module and adder module of a digital filter circuit. Subsequently each bitwidth of the digital filter is optimized based on our analysed results [13] . Our approach is to reduce the bitwidth of the input signal and filter coefficients while satisfying the output specifications of the digital filter circuit.
Motivational Examples
We show the examples of the bitwidth optimized digital FIR filters. We designed two kinds of digital FIR filters as the motivational examples of the our idea. We evaluated the power consumption and the frequency response of the digital FIR filters.
the same bitwidth digital FIR filter 2. the optimized bitwidth digital FIR filter
The same bitwidth digital FIR filter was an example of the FIR filters which was designed as all datapath bitwidth were the same. The 8bit was the minimum bitwidth searched by the exaustive search while keeping the calculation accuracy.
The optimized bitwidth digital FIR filter was an example of the FIR filters which was designed as the optimized bitwidth of the each coefficient while keeping the calculation accuracy. The combination of the optimized bitwidth were searched by using the exaustive search.
The 45.4% of the power conumption of the optimized bitwidth digital FIR filter can be reduced compared with the same bitwidth digital FIR filter with keeping the accuracy of calculation. The results are showed in Table 1 , Fig. 2 .
In short, these results show that our proposed approach is very effective for designing the low power digital FIR filter. However, it took very long time to search the optimized bitwidth of the each coefficient of the digital FIR filter by using the exaustive search. Hence, we define the problem to find the optimized bitwidth of the each digital FIR filter coefficient.
Assumptions
We assume the following to simplify the optimization problem of designing the low power digital FIR filter circuit. 
Here, E(X) is an average of X.
These assumptions are for considering the problem simply by fixing the expression of the approximate values of the filter coefficients and calculating the output signals easily. Especially, these assumptions influence the calculation accuracy. First assumption is for fixing the expression of value and the calculation scheme. Second one is for ignoring the problem to decide the FIR filter coefficients in real value when the frequency response is given. Third one is for ignoring the steps to decide the approximate value of the filter coefficient. Forth one is for calculating the output signal characteristic easily, because the output signal characteristic needs the input signal characteristic.
Notation
We define the parameters as follows.
• 
• w : a vector defined by using p ki as follows. p ki is put in order of the filter coefficinet and its bitwidth.
• D( f ) : frequency response of designed digital FIR filter
amplitude and phase response, ε( f ), respectively 
Problem Definition
We define the problem as finding a set of bitwidth size for each coefficient to minimize the total power consumption of the digital FIR filter while keeping the required accuracy of the filter calculations.
The power consumption of digital FIR filter, P total , can be estimated using Eq. (8),
where P mult k , P add k , P sr k and are the power consumption of the k-th multiplier, adder, and shift register, respectively. In this problem definition, we approximated the power consumption of a digital FIR filter for simplicity, assuming that the power consumption of the multipliers is dominant in the digital FIR filter. Furthermore, the power consumption of the multipliers is in proportion to the circuit area which is approximately the same as the product of the bitwidths of 2 input signals when the supply voltage and operation frequency are fixed. In short, the power consumption of the digital FIR filter can be estimated by Eq. (9)
The accuracy of filter calculation is defined using the relative error of the frequency response, ε( f ), and output error. The constraints in keeping the required accuracy of the filter calculations are stated below,
• the relative error between the specifications and the designed filter, expressed in Eqs. (10), (11)
• the output error in calculating the sample input, expressed in Eq. (12)
We discuss these constraints as follows. The approximation for y[n] and the definitions for y ex [n] , and ∆y[n] are shown in Eq. (13), 
Then, these two frequency response, S ( f ), D( f ), are expressed as follow,
Hence, the constraints for amplitude and phase responses can be expressed using only the p ki parameter in Eqs. (5), (10), (11), (12), (13) and (14) .
Then, we can define the problem as finding the bitwidth of each filter coefficient:
Given the constant parameters, we find the variable parameters, w, to minimize the power consumption of digital FIR filters while satisfying the constraints of keeping the calculation accuracy of the filtered output.
Equation (15) is calculated as the objective function of minimizing the power consumption by using Eq. (9). Equation (16) is calculated as the constraint of the amplitude response by using Eqs. (10), (14) . Equation (17) and Eq. (18) are calculated as the constraint of the phase response by using Eqs. (11), (14) . Equation (19) is calculated as the constraint of the ourput signal error by using Eqs. (12), (13), (14) .
Where 
where, a mn , c l m , c u m , d mn , and e m are expressed as follows.
where, m and n are explessed by using i, j, k, and l as follows,
Algorithms for Solving the Problem
Our defined problem is called nonlinear programming or constrained nonlinear optimization problem. Many algorithms to solve the nonlinear programming or constrained nonlinear optimization problem are proposed, such as a subspace trust region method based on the interior-reflective Newton method, a Quasi-Newton method based on a mixed quadratic and cubic line search procedure and the BFGS formula for estimating the Hessian, or Active set sequential quadratic programming method [15] . We can solve the problem by using these algorithms. 
Experimental Results
Specification of a Target Digital Filter
The specifications of the digital FIR filter circuit are described in Table 2 .
The cosine roll off spectrum filter is explained as follows. A cosine roll off filter is often used in digital wireless communication systems because it satisfies the Nyquist criterion. The Nyquit criterion determines criterion whether intersymbol interference occurs. The frequency response of a cosine roll off filter is expressed by Equation as follows [4] , [6] .
0, otherwise
Experimental Results
We evaluated our approach for a low power digital FIR filter. In this evaluation, our target specification of the digital FIR filter is a cosine roll off filter. The tap length of the digital FIR filter is fixed. We evaluated the power consumption and circuit area of some digital FIR filter circuits. Three kinds of digital FIR filters were designed and evaluated. We call the first type the 16-bits coefficient. It is designed as an example of a high accuracy digital FIR filter such that all datapath bitwidth are 16-bits. We call the second type the 8-bits coefficient, as an example of a low accuracy digital FIR filter such that all datapath bitwidth are 8-bits. The bitwidth of this digital FIR filter, 8-bits, is the minimum bitwidth in the FIR filters when all datapath bitwidth are the same. We call the third type the optimized bitwidth designed by using our new approach. The bitwidth of each filter coefficient in this digital filter is optimized. In the digital FIR filter optimized using our approach, this digital filter has different bitwidth length for each filter coefficient. We searched the optimized bitwidth of each digital FIR filter coefficient by solving our defined problem using MATLAB [15] . We could find it out by the results of the solution of our defined problem that the maximum bitwidth of filter coefficients is 10-bits while the minimum bitwidth is 3-bits. The steps of our solution are following,
1. define the specification, such as the frequency response, the input signal bitwidth, and the output signal bitwidth. Then we evaluated the power consumption and circuit area of the digital FIR filter with all modules such as multipliers, adders, and shift registers. We estimate the power consumption at transistor level simulation. The random patterns are used as the input signals into the digital FIR filters to analyze the power consumption.
The results of the power consumption are shown in Table 3 and the circuit area in Table 4 for the case when the output bitwidth is 8-bits. Table 3 shows that the power consumption of the digital FIR filter optimized by our approach is reduced by about 63.8% compared with the filter designed in 16-bits, and about 10.0% reduction compared with the filter designed in 8-bits. Table 4 shows that the circuit area of digital FIR filter optimized by our approach is about 53.3% reduction compared with the filter designed in 16-bits, and about 11.7% reduction compared with the filter designed in 8-bits. These results show that our approach is effective for the low power design of digital FIR filters.
The frequency responses of the designed digital FIR filters are shown in Fig. 3 . Figure 3 shows these frequency responses of the designed digital FIR filters are satisfied with the specification. Fig. 3 The result of the frequency responses.
Conclusions
In this paper, we have proposed a novel approach for a low power digital FIR filter. Our approach is to optimize the bitwidth of each filter coefficient. We defined the problem as finding the optimized bitwidth of each filter coefficient. We showed the effective results for low power and small circuit area by the experiment. The algorithm to solve our defined problem was entrusted with the commercial optimization tool. It could solve the problem faster than exaustive search, but took much time to solve the problem, yet. Our approach can be applied not only to the digital FIR filters of digital wireless communication systems but also to general digital signal processing. The power consumption of the digital signal processing circuit can be reduced by the our approach.
Our future work includes developing algorithms to shorten the simulation time, evaluating the effect of the whole digital wireless communication system designed by our proposed design methodology, and applying our approach to the real application of the digital wireless communication systems.
